

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(1) JAPAN (JP)

公開特許公報 (A)

(1) 特許公報

特開平8-125066

(1) 公開日 平成8年(1996)5月17日

(1) (1) (1) (1)

NOIE 23/11

23/11

登別29 内部実施品号

F1

技術表示場所

A 6921-1E

NOIE 23/12



(1) 出願番号		(1) 出願人	
(1) (1)	(1) (1)	(1) (1)	(1) (1)
(1) (1)	特願平6-284536	大日本印刷株式会社	
(1) (1)	平成6年(1994)10月26日	東京都新宿区市谷本郷町一丁目1番1号	
(1) (1)		八木 研	
(1) (1)		東京都新宿区市谷本郷町一丁目1番1号	
(1) (1)		大日本印刷株式会社内	
(1) (1)		丹田 道雄	
(1) (1)		東京都新宿区市谷本郷町一丁目1番1号	
(1) (1)		大日本印刷株式会社内	
(1) (1)		代理人 外國士 小西 株式	

(54) [発明の名称] 増設封止型半導体基板及其とそれに用いられるリードフレーム、及び増設封止型半導体装置の製造方法

(57) [要約]

[目的] 更なる増設封止型半導体装置の高機能化、高級化が求められている中、半導体装置パッケージサイズにおけるチップの占有面を上げ、半導体装置の小型化に対応させ、同時に従来のTSOP等の小型パッケージに類似であった更なる多ピン化を実現した増設封止型半導体装置を提供する。

[構成] 半導体電子の端子側の面に、半導体電子の端子と電気的に接続するための内部端子部と、半導体電子の端子側の面へ回りして外部へと向く外部端子への接続のための外部端子部と、並記内部端子部と並記電子部とを連絡する接続リード部とを一体とした改良のリード部とを、並記接続部を介して、回りして設けており、且つ、回路基板への実装のための半田からなる外部電極を同記接続のリードの内側端子部に設けさせ、少なくとも内記半田からなる外部電極の一端は回路基板より外側に露出させて設けている。



【請求項1】

(請求項1) キスは電子の電子部の面上に、キスは電子の電子部と電気的には接続するための内部電子部と、キスは電子の電子部の面上へ直交して外部へと向く内部回路への接続のための外部電子部と、前記内部電子部と外部電子部とを連結するは成りード部とを一体としたリード部を有する。先端は外側用を介して、並びに接続しておる。且つ、回路基板への実装のためのキヤマからなる内部電子部と同様構成のそれをリードの外側電子部に連結させ、少なくとも前記キヤマからなる内部電子部の一端は前記より外部に露出させて接続しておることを特徴とする即断即止型電子部。

(請求項2) (請求項1)において、キスは電子の電子部は半導体電子の電子部の一端の刃の刃の中心軸線上にそって配線されており、リード部は電子の電子部を接続する内側の刃の刃にはいさげられていることを特徴とする即断即止型電子部。

(請求項3) (請求項2)において、半導体電子の電子部と電気的には接続するための内部電子部と、外部回路と接続するための外部電子部とを連結するは成りード部とを一体とし、外側電子部を、並びにリード部を介して、リードフレーム部から直交する一方内側に突出させ、内側先端部で連結部を介しては成る一方の内部電子部を外側に露出させておる。且つ、各外側電子部の内側で、は成りード部と連結し、一端として全体を自接する外側に部を接続しておることを特徴とするリードフレーム。

(請求項4) (請求項3)において、半導体電子の電子部の面上に、キスは電子の電子部と電気的には接続するための内部電子部と、キスは電子の電子部の面上へ直交して外部へと向く内部回路への接続のための外部電子部と、前記内部電子部と外部電子部とを連結するは成りード部とを一体とした前記のリード部と、前記内部電子部と外部電子部とを接続するは成りード部とを一体とし、外側電子部を、並びにリード部を介して、リードフレーム部から直交する一方内側に突出させ、内側先端部で連結部を介しては成る一方の内部電子部を外側に露出させて接続しておる。且つ、各外側電子部の内側で、は成りード部と連結し、一端として全体を自接する外側に部を接続しておることを特徴とするリードフレーム。

これらは既存機とを区別し、リードフレームの内側にかかる部分がキスは電子の電子部にくらべて、既存機よりも外側に位置する工法。(C) リードフレームの内側をもじ平面の部分を打ちきりにより凹状にする工法。

(D) キスは電子の電子部と、切削されて、ドロヘッドヘンリードされた内部電子部の先端部とをワイヤボンディングした後に、削除によりたる部材を外側の内側部に露出させておこなう工法。(E) 前記内側に露出した内部電子部にキヤマからなる内部電子部を接続する工法、とを含むことを特徴とする即断即止型電子部の新規方法。

(発明の詳細な説明)

【0001】

【最高上の利便分割】本発明は、半導体電子を構成する即断即止型の半導体部品(プラスチックパッケージ)に属し、特に、実装密度を向上させ、且つ、多ビン化に応じてできる半導体部品とその組合せに関するものである。

【0002】

【技術的背景】近年、半導体部品は、高集成化、小型化、技術の進歩と電子機器の高性能化と見落とし小形化の傾向(特徴)から、LSIのASICに代表されるように、ますます高度化、高集成化になってきている。これに伴い、リードフレームを用いた即断即止型の半導体部品プラスチックパッケージにおいても、その規格のトレンドが、SOJ(Small Outline-J-Leaded Package)やQFP(Quad Flat Pack Package)のような表面実装型のパッケージを経て、TSOP(Tin Small Outline Package)の発現による小型化を主軸としたパッケージの小型化へ、さらにはパッケージ内部の3次元化によるチップ取付の内側面上を目的としたLOC(Lead On Chip)の開拓へと進展してきた。しかし、即断即止型半導体部品パッケージには、高集成化、高集成化とともに、更に一層の多ビン化、高密度化、小型化が求められており、上記要素のパッケージにおいてもチップ外周部のリードの引き回しがあるため、パッケージの小型化に限界が見えてきた。また、TSOP等の小型パッケージにおいては、リードの引き回し、ピンピッチから多ビン化に対しても限界が見えてきた。

【0003】

【発明が解決しようとする課題】上記のように、更なる即断即止型半導体部品の高集成化、高密度化が求められており、即断即止型半導体部品パッケージの一層の多ビン化、高密度化、小型化が求められている。本発明は、このような状況のもと、半導体部品パッケージサイズにおけるチップの占有面を上げ、半導体部品の小型化に貢献させ、回路基板への実装密度を向上させる。即ち、回路基板への実装密度を向上させうことがでできる即断即止型半導体部品を提供しようとするものである。また、実用

に改良のTOPSの小皿パッケージに適用であった異なる多ピン化を実現しようとするものである。

[0004]

【技術を実現するための手段】本発明の断路器止止子部基板は、半導体電子の電子部の面に、半導体電子の電子部の面へ直交して外側へと向く外側基板への接続のための外部端子部と、前記内部端子部とが並ぶ端子部とを直結する接続リード部とを一体とした半導体のリード部とを、前記半導体部を介して、密着して広げておき、且つ、回路基板面への突出のための半田からなるかまたは板を前記半導体の各リードの外側端子部に直接させ、少なくとも前記半田からなるかまたは板の一部は板面より外側に突出させて広げてていることを特徴とするものである。尚、上記において、内部端子部と外部端子部とを一体とした半導体のリード部の配列を半導体電子の電子部面上に二次元的に配列し、外側端子部を半田ボールにて形成することによりBCA(Ball Grid Array)タイプの断路器止止子部は実現することとしてある。

[0005] そして、上記において、半導体電子の電子部は半導体電子の電子部の一対の辺の端中心部以上にそって配置されており、リード部は電子の電子部を抜ひように対向し前記一対の辺に沿い抜けられていることを特徴とするものである。また、本発明のリードフレームは、断路器止止半導体装置用のリードフレームであって、半導体電子の電子部と電気的に接続するための内部端子部と、外部端子部と接続するための外部端子部と、前記内部端子部と外部端子部とを直結する接続リード部とを一体とし、前記外部端子部を、接続リード部を介して、リードフレーム面から直交する一方向外側に突出させ、対向し先端部同士で連結部を介して接続する一对の内部端子部を形成させており、且つ、各内部端子部の外側で、接続リード部と連結し、一体として全体を反転するかの形を取れていることを特徴とするものである。尚、上記リードフレームにおいて、内部端子部と外部端子部とそれを直結する接続リード部とを一体とした組みを複数リードフレーム間に二次元的に配列するして形成することによりBCA(Ball Grid Array)タイプの断路器止止半導体装置用のリードフレームとすることとしてある。

[0006] 本発明の断路器止止半導体装置の製造方法は、半導体電子の電子部の電子部の面に、半導体電子の電子部と電気的に接続するための内部端子部と、半導体電子の電子部の面へ直交して外側へと向く外側基板への接続のための外部端子部と、前記内部端子部と外部端子部とを直結する接続リード部とを一体とした半導体のリード部とを、接続部材層を介して、密着して広げており、且つ、回路基板等への実装のための半田からなる外側基板を形成可能な各リードの外側端子部に接着剤を塗り付けてお

RとEからなるたびごとに一組にまとめて並行しているのが片止止子部とRとEとの組合せとなって、少なくとも、(A) ニッティング加工にて、半導体電子の電子部とを直結するための内部端子部と、外側基板と接続するための外側端子部と、前記内部端子部と外側端子部とを直結する外側リード部とを一体とし、前記外部端子部を、RとEリード部を介して、リードフレーム面から直交する一方向外側に突出させ、対向し先端部同士で連結部を介して接続する一对の内部端子部をRとEにており、且つ、前記外部端子部の外側で、RとEリード部と連結し、一体として全体を反転するかの形を取っているリードフレームを作成する工程。(B) 前記リードフレームの外側端子部側でない面(正面)に始点Rを定め、RからEを経て、RとEとして全く反対するかの形を取っているリードフレームを作成する工程。(C) 前記リードフレームの外側端子部側でなく、RとEを全く逆により、対向する内部端子部同士を接続する組合せとは前記面に接続する位置に設けられた施設とRとEを接続するリードフレームのRとEをかけられた部分が半導体電子の電子部にくるようにして、前記外部端子部を介して、リードフレーム全体を半導体電子へ接続する工程。(D) リードフレームの外側端子部をさむ不規則の部分を打ちねじきによりめがね生する工程。(E) 半導体電子の電子部と、切削されて、半導体電子へ接続された内部端子部の先端部とをワイヤボンディングしたRに、前記により外側端子部のみを外側に突出させて全体を封止する工程。(F) 前記外側に露出した外側端子部面に半田からなる外側基板を作成する工程、とを含むことを特徴とするものである。

[0007]

【作用】本発明の断路器止止半導体装置は、上記のような構成にすることにより、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応できるものとしている。即ち、半導体装置の内部基板への実装位置を延伸し、回路基板への実装密度の向上を可能としている。即しくは、内部端子部、外側端子部とを一体とした半導体のリード部を半導体電子部に接続するかの形で接続し、前記外側端子部を半田からなる外側電極部を接続させていていることより、装置の小型化を達成している。そして、上記半田からなる外側電極部を、半導体電子部面に沿平行な面で二次元的に配列することにより、半導体装置の多ピン化を可能としている。半田からなる外側電極部を半田ボールとし、二次元的には外側電極部を配列した場合はBCAタイプとなり、半導体装置の多ピン化に対応できる。また、上記において、半導体電子の電子部が半導体電子の電子部の一対の辺の端中心部以上にそって配置され、リード部は半導体の電子部を抜ひように対向し前記一対の辺に沿い抜けられており、簡単な構造とし、堅度性に適した構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記断路器止止半導体装置の製造を可能とするものであるが、過去のリードフレームと異様のエンテ

とがでると、二枚の内部止型をもつた内部止型では、上花リードフレームを用いて、リードフレームのかみ子部以外でない面（右面）に内部止型を取り、内側を金型により、力向する内部止型を内蔵しておき、内側と外側部に内蔵する位置に沿りられた内蔵部とを内側はき、リードフレームの内側はかれた部分が半導体電子の電子部にくるようにして、前記図等を介して、リードフレーム全体を半導体電子へ取付し、リードフレームのかみ部を含む不足の部分を行なひさせることにより内蔵部を固定することにより、内部止型とかみ子部を一體とした組みを半導体電子上に形成した。と見ゆ。本実用新型は表面の小型化が可能となつておき、且つ、多ピン化が可能な断面止型半導体の作成を可能としている。

〔0008〕

〔実施例〕本発明の断面止型半導体装置の実施例を以下、図にそって説明する。図1(a)は本実用新型断面止型半導体装置の断面構造図であり、図1(b)は実施例の断面図である。図1中、100は断面止型半導体装置、101は半導体電子子、102はリード部、102Aは内部電子部、102Bは外部電子部、102Cは内蔵部、103はリード部、104は内蔵部、105は内蔵部、106は内蔵部、半田（ペースト）からなる外被電極である。本実用新型断面止型半導体装置は、前述するリードフレームを用いたもので、内部電子部102A、外部電子部102Bを一體とした半導体のリード部102を多段半導体電子子101上に接着する所104を介して形成し、且つ、内部電子部102B先に半田からなる外被電極を断面部105より外側へ突出させて設けた。パッケージ部は半導体装置の表面に接着する断面止型半導体装置であり、内蔵部へ接続される所には、半田（ペースト）を塗布、固化して、外部電子部102Bが外被電極と電気的に接続される。本実用新型断面止型半導体装置は、図1(b)に示すように、半導体電子子101の電子部（パッド部）102Aは半導体電子子の中心部はきはのみ内側して2回折り、中心部1.1mmに沿って配置されており、リード部102Bは、内部電子部102Aが外蔵電子部（パッド部）に囲った位置に半導体電子子101の面の外側に中心部を読み内するように配置されている。外蔵電子部102Bは内部電子部102Aから内蔵リード部102Cを介して取れて設けし、ほぼ半導体電子子の断面までに達した位置で半導体電子子面に反対する方向に、内蔵リード部102Cが下に張り出しつつ、外蔵電子部102Bはその先方に位置し、半導体電子子の面に平行な方向で一様に配置をしている。即ち、中心部を読み2角の外蔵電子部102Bの内部を抜けている。そして、各外蔵電子部1に接続させ、半田（ペースト）からなる外被電極106を内蔵部105より外側へ突出させて設けている。外蔵電子部104としては、10.0mm厚のポリイ

ド系の熱可塑性樹脂を内蔵部102C（内蔵部）と外蔵部105（外蔵部）からスプレイヤーで噴射して、外蔵部はとて）を示すのが、既に、シリコンエポキシド（TA1715（日本ヘーキライト社製））や熱硬化性樹脂HCS200（日立化学社製）などが使用される。上記実施例では、半田ペーストからなる外被電極であるが、この部分は半田ボールに代えてしまい、即、本実用新型断面止型半導体装置は、上記のように、パッケージ部が外半導体装置の断面に相当する、且つ同時に小型化されたパッケージであるが、即ち万能についでし、41.0mm以下にすることである。且つし内蔵部に追加してあるのである。本実施例においては内蔵部を、半導体電子子の電子部（パッド部）にない2列に配列したが、半導体電子子の電子部を二次元的に配列し、内部電子部と外部電子部との一体となった組みを内蔵部、半導体電子子の電子部断面に二次元的に配列しておらず、半導体電子子の、一度の多ピン化に十分である。

〔0009〕次いで、本発明のリードフレームの実施例を示す。既にしとづいて説明する。本実用新型リードフレームは、上記実施例半導体装置に用いられたものである。図2は本実用新型リードフレームの断面図を示すもので、図2中、200はリードフレーム、201は内部電子部、202は外蔵電子部、203は内蔵リード部、204は内蔵部、205は外蔵部である。リードフレームは4.2mm（N14.2%のFと合計）からなり、リードフレームの厚さは、内部電子部のある周囲部で0.05mm、外蔵電子部のある周囲部で0.2mmである。内部電子部の外側する外蔵部内土を運転する運動部205も又肉（0.05mm厚）に形成されており、前述する半蔵部は内蔵部を介して外蔵部の内蔵部を金型にて内蔵部をしない製法となっている。本実施例では外蔵電子部202は丸状であるが、これに規定はされない。また、リードフレームタブとして42台を用いたがこれに規定されない。M系を除く。

〔0010〕次に、上記実施例リードフレームの製造方法を用いて断面に説明する。図4は本実用新型リードフレームを複数した工程を示したものである。まず、4.2mm（N14.2%のFと合計）からなる、厚さ0.2mmのリードフレーム素材300を準備し、既の断面を複数回行い4次元内蔵部を形成した（図2(a)）後、リードフレーム上に4.2mmの断面に半蔵部のレジスト301を塗布し、乾燥した。（図2(b)）。

次いで、リードフレーム素材300の断面から所定のパターン部を用いてレジストの所定の部分のみに曝光を行った後、露地洗浄し、レジストバターン301Aを形成した。（図2(c)）

当レジストとてしは主な硬化は露地洗浄のエタノールレジスト（PMERレジスト）を使用した。次いで、レジストバターン301Aを耐候性樹脂として、57°C、48ボーメのセミスニ酸水溶液にて、リードフレーム素材300の断面からスプレイヤーで噴射して、外蔵部は

の平底面が図2に示す丸ミリードフレームを作成した(図3(c))。図2(b)のは、図2(a)-1-2における平底面である。このは、レジストを外出した後、焼付處理を見たは、所定の温度(内部電子部をさし焼き)のみに全マッキ処理を行った。(図3(e))。尚、上記リードフレームの製造工程においては、図2(b)に示すように、平坦部と斜面部を形成するため、内部電子部成形面からのエッチング(蝕刻)を多く行い、反対面側から少なめにエッチング(蝕刻)を行つた。また、セラミックに代え、焼付マットやバラジウムシートでも良い。上記のリードフレームの寸法は、1ヶの半端は又正を作成するため必要なリードフレーム1ヶの寸法はであるが、基本は生産性の面から、リードフレーム半端をエッチング加工する様、図2に示すリードフレームを複数個数付けした状態で作成し、上記の工程を行う。この場合は、図2に示す外ね部205の一端に達する部分(表示していない)をリードフレームの外側に並けて並付けせばよどる。

(0011) 次に、上記のようにして作成されたリードフレームを用いた。本実例の端子部止型半導体装置の製造方法は実質的零部品を密にそって改修する。図4は、本実例の端子部止型半導体装置の製造工程を示すものである。図3に示すようにして作成されたリードフレーム400の外部電子部402形成部(表面)と対向する裏面に、ボリイミド系熱硬化型の絶縁接着剤(テープ)401(BJ立化成株式会社製、HM122C)を、400°C、6Kg/m²で1.0kg充填して貼りつけた(図4(a))。このは部分の平面図を図5に示す。このは部分は金型405A、405Bにて(図4(b))、外側する内部電子部の先端部を密接する位置は403と、その部分の絶縁接着剤(テープ)401とを並べていた。(図4(c))。

次いで、外ね部404とおおよび圧着用金型406A、406Bを用い、外ね部404を含む不直の部分を切り離す(図4(d))と共に、焼付接着剤404を介して半導体装置407上にリード部408の熱圧着を行つた。(図4(e))。

尚、この図4(d)に示す、円柱リードと並んでリードフレーム全体を支えている外ね部204を含む不直の部分を切り離しは、圓柱封止した後に行つても良い。この場合には、通常の平板リードフレームを用いたOFEPパッケージ等のようにダムバー(表示していない)を並べると良い。リード部410を半導体電子411へ貼りした後、ワイヤー414により、半導体電子の電子(パッド)411Aとリード部410の内部電子部410Aとを電気的に接続した。(図4(f))。

その後、所定の金型を用い、エポキシ樹脂の液量415でリード部410の内部電子部410Bのみを露出させ

て、全体を封止した。(図4(g))。

ここでは、専用の金型(表示していない)を用いたが、

既成の金型(内部電子部)を用いて封止せば、エッチング部は必要としない。次いで、日本で販売している内蔵電子部410B上にキヤノンペーストをスクリーン印刷により塗布し、キヤノン(ペースト)からなる内蔵電子部410を被覆し、本実例の端子部止型半導体装置を作成した。(図4(h))。

尚、キヤノンからなる内蔵電子部410の表面に、スクリーン印刷に規定されるものではなく、リフロー等にボッティング等でし、内部電子部と半導体装置との接続に必要な量のキヤノンが残らなければ良い。

(0012)

(実例の説明) 本実例は、上記のように、更なる製造効率化型半導体装置の高集成化、高集成化が求められる状況のもと、半導体装置パッケージサイズにおけるチップの占有面を上げ、半導体装置の小型化に対応させ、内部電子部への実装面積を飛躍式である。即ち、内部電子部への実装面積を向上させることができる結果半導体の形状を可変としたものであり、同時に従来のTSOP等の小型パッケージに因由であった異なる多ピン化を実現した端子部止型半導体装置の構成を可能としたものである。

(図面の簡単な説明)

(図1) 実施例の端子部止型半導体装置の断面及び裏面概略図

(図2) 実施例のリードフレームの平面図

(図3) 実施例のリードフレームの製造工程図

(図4) 実施例の端子部止型半導体装置の製造工程図

(図5) 実施例のリードフレームに絶縁接着剤を並びつけた状態の平面図

(符号の説明)

100	端子部止型半導体装置
101	半導体電子
101A	電子部(パッド部)
102	リード部
102A	内部電子部
102B	外部電子部
102C	被覆リード部
103	ワイヤ
104	絶縁接着剤
105	耐熱部
106	キヤノン(ペースト)からなる内蔵
200	リードフレーム
201	内部電子部
202	外部電子部
203	被覆リード部
204	電極部
205	外ね部
206	リードフレーム素材
207	レジスト

111


R.M. # 8 - : 25066

15


303A	内野淑子曲
303B	久松淑子曲
304	正月歌
305	金メダル曲
306	外松歌
400	リードフレーム
401	地図は素材(テープ)
402	内野淑子歌
403	正月歌

405A.	405B	ハセガワタツコ
406A.	406B	カネハラヒロコ&スズキタカ子
410		リード女
410A		内藤寛子
410B		内藤寛子
410C		内藤リード女
411		本郷作恵子
411A		ワイマー
415		西原


{G 1}




(四二)




• 233



{ 84 }



(B S)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame
5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device
10 comprising:

a semiconductor chip;
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,
10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15 3. A lead frame comprising:
 a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to
20 be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
 each of the outer terminal portions of the leads
25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the
20 leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow
5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner
10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and
15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a
20 fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the
25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
10

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
15

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface 20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a 5 semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures 25

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS]

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be
5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the
10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair
15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed
20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a
25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded
5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect
10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the
15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a
20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a
25 semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5 [FUNCTIONS]

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of
the inner lead portions to each other along with portions
of the insulating layer respectively arranged at regions
corresponding to the connecting portions by use of punching
5 dies, aligning the punched portions of the lead frame with
the terminals of the semiconductor chip, and mounting the
entire portion of the lead frame on the semiconductor chip
by the adhesive interposed therebetween, and cutting off
unnecessary portions of the lead frame including the outer
10 frame portion by use of punching dies, thereby removing the
cut-off portions. Thus, a plurality of leads each
including an inner terminal portion and an outer terminal
portion integral with each other are mounted on a
semiconductor chip. Accordingly, the present invention
15 makes it possible to achieve a miniaturization of
semiconductor devices. In accordance with the present
invention, it is also possible to fabricate a resin
encapsulated semiconductor device having an increased
number of pins.

20

(EMBODIMENTS)

Hereinafter, embodiments of the present invention
associated with resin encapsulated semiconductor devices
will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 10 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 15 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 20 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 25 semiconductor device is mounted on a circuit board, the

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts 5 (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of 10 the semiconductor chip at a position near an associated one 15 of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane 20 parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of 25 solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to
5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the
10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the
15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in
20 the fabrication of the semiconductor device, as described
25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48.BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in
10 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the
15 semiconductor chip 411 (Fig. 4f).
20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure 25 while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.